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INTRODUCTION
Physics motivation for the muon trigger:
● Selects efficiently channels of interest:
➥ Bd → J/ψ(µ+µ−)KS
➥ Bs → J/ψ(µ+µ−)φ
➥ Bs →  µ+µ− , Bs,d → Κ∗0 µ+µ−
➥ ...
● Selects generic B→µX events
➥ muon tag
INTRODUCTION...
● The Muon trigger uses information from all the 5 Muon stations
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INTRODUCTION...
● The Muon trigger uses information from the Muon system. The Muon trigger
identifies muons in the event and measures their transverse momentum PT
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ALGORITHM: MUON TRACK FINDING
Find muon track candidate
➔ Find a seed pad hit in station M3
➔ Find pads within opened search
windows in stations M2, M4, M5
➔ Use pads found in stations M2 and
M3 to extrapolate to station M1
➔ Find a pad within the opened
search window in station M1
Muon trigger exploits multiple scattering in the matter of the Muon shield by
applying tight search windows while muon track finding.
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ALGORITHM: APPLYING PT CUT
Calculate PT of the muon candidate from the pad positions in M1 and M2
➔ Approximately equal contributions
of the Muon chambers precision and
multiple scattering in the
calorimeters to the PT resolution
Pt resolution plot
PERFORMANCE...
Efficiency
The Muon trigger ensures Minimum bias event suppression factor 50-100
➥ 10 - 20% of the L0 total bandwidth
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PERFORMANCE...
Robustness against
background
MB ret. 2%, nominal background in M 1
MB ret. 2%, maximal background in M 1
MB ret. 1%, nominal background in M 1
MB ret. 1%, maximal background in M 1
ε
 = ( 48.8 A 0.8(stat) +0
-7(Bckg)
+0
-H (µLHC) )Y
ε
 = ( 31.4 A 1.2(stat) +0
-9(Bckg)
+0
-H (µLHC) )Y
Background scale factor in M 2-M5
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IMPLEMENTATION: REQUIREMENTS AND SOLUTION
● Muon trigger processor  implementation requirements:
➥ minimal efficiency losses with respect to the “theoretical” algorithm
➥ minimal amount of data transfer between the processor and
the detector front-end electronics
➥ fixed latency for taking a decision
➥ easy to monitor and debug
● Specialised hardware processor
➥ two independant processors for the right and left halves of the Muon System
➥ two stages of the data processing
➔ reduces the amount of data transfer by a factor of 10
IMPLEMENTATION: GENERAL ARCHITECTURE
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IMPLEMENTATION: FAST MUON IDENTIFICATION
48 sectors for station M3
192 sector inputs + BCID (M2 to M5)
48 sectors (M3)
48 (M3)
48
48 sectors for station M3
192 sector inputs + BCID (M2 to M5)
48 sectors (M3)
48 (M3)
48
48 sectors for station M3
192 sector inputs + BCID (M2 to M5)
48 sectors (M3)
48 (M3)
48
48 sectors
48 sectors
48
48
1 2 3 4 5 6 7 8 1 2 3 4 5 6
FIP DMP
M2
M3
M4
M5
● Each Fast Identification Processor
(FIP) board receives 48×4 sector
data from 4 Muon stations M2-M5
each 25 ns
● It finds candidate tracks as a set of
sectors lining up in all the 4 Muon
stations M2-M5
● The  sector addresses defining a
candidate track are sent back to FE
asynchronously for retrieval of the
detailed data from all the 5 Muon
stations
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IMPLEMENTATION: DETAILED MUON PROCESSING
FIP
CONTROLLER
DMP
CONTROLLER
DMP board1
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...
6
DMP board
DMP board
DMP board
L0 decision
Sector
addresses
Sector
contents
Synchro
check
Pad
positions
to FE
from FE
● Realizes theoretical algorithm
in the area selected by the FIP
processor
● Asynchronous processing of
track candidates in DMP
boards
● Results of the processing are
collected by the DMP
controller
● DMP controller restores the
synchronisation before
sending data to the L0
decision box
IMPLEMENTATION...
● Latency
● Logistics
➥ 2 VME64 crates on the sides of the Muon System
➥ 32 9U VME64 boards
➥ 184 1.6 Gbit/s optical links
➥ up to 12 optical links on a board
Stage Time [ns]
FIP Processor 200
ODE interrogation 300
DMP Processor 700
Total 1200
IMPLEMENTATION: TECHNICAL CHALLENGES
● Large amounts of information to be received and processed in one board
➥ using multiple optical links per board (up to 20)
➔ data synchronization
➔ low power consumption
➥ using circuits of grand integration - very large FPGA’s
● Transfer of large amounts of data inside the processor:
➥ exchange of information between the cards:
point-to-point connection at up to 480 Mhz
➥ collection of data from multiple sources in one destination:
multipoint (up to 16) connection at 40 MHz
● Synchronisation of a large number of distributed devices
➥ synchronisation protocols
needs specialized backplane
IMPLEMENTATION: TESTS
● 3 links at 1.6 Gbit/s are operational
➥ several days of work without errors
➥ synchronisation of 2 links with a
time offset is demonstrated
● Large FPGA (ALTERA APEX400KE) is
functional
➥ 500 I/O channels
➥ Ball Grid Array mounting technique
➥ operation at 40 MHz
● Tests of a custom back planes are under
preparation
CONCLUSIONS AND PROSPECTS
● The performance of the L0 Muon Trigger processor is very close to the
pure theoretical algorithm
